Carte Software Synthesis from Dataflow Graphs Shuvra S. Bhattacharyya

Software Synthesis from Dataflow Graphs

Limbă: engleză
Legare: Carte broșată
Disponibilitate: În depozitul extern
Expediem în 5-8 zile
551.23 lei
Software Synthesis from Dataflow Graphs addresses the problem of generating efficient software imple...

Informații despre carte

Limbă
engleză
Legare
Carte - Carte broșată
Publicat
2011
Pagini
190
EAN
9781461286011
ISBN
1461286018
Enbook ID
06795761
Greutate
318
Dimensiuni
155 x 235 x 12

Descriere completă

Software Synthesis from Dataflow Graphs addresses the problem of generating efficient software implementations from applications specified as synchronous dataflow graphs for programmable digital signal processors (DSPs) used in embedded real- time systems. The advent of high-speed graphics workstations has made feasible the use of graphical block diagram programming environments by designers of signal processing systems. A particular subset of dataflow, called Synchronous Dataflow (SDF), has proven efficient for representing a wide class of unirate and multirate signal processing algorithms, and has been used as the basis for numerous DSP block diagram-based programming environments such as the Signal Processing Workstation from Cadence Design Systems, Inc., COSSAP from Synopsys ® (both commercial tools), and the Ptolemy environment from the University of California at Berkeley. §A key property of the SDF model is that static schedules can be determined at compile time. This removes the overhead of dynamic scheduling and is thus useful for real-time DSP programs where throughput requirements are often severe. Another constraint that programmable DSPs for embedded systems have is the limited amount of on-chip memory. Off-chip memory is not only expensive but is also slower and increases the power consumption of the system; hence, it is imperative that programs fit in the on-chip memory whenever possible. §Software Synthesis from Dataflow Graphs reviews the state-of-the-art in constructing static, memory-optimal schedules for programs expressed as SDF graphs. Code size reduction is obtained by the careful organization of loops in the target code. Data buffering is optimized by constructing the loop hierarchy in provably optimal ways for many classes of SDF graphs. The central result is a uniprocessor scheduling framework that provably synthesizes the most compact looping structures, called single appearance schedules, for a certain class of SDF graphs. In addition, algorithms and heuristics are presented that generate single appearance schedules optimized for data buffering usage. Numerous practical examples and extensive experimental data are provided to illustrate the efficacy of these techniques.

S-ar putea să te intereseze

Public Affairs

Juliet Williams
200.59 lei

Challenger Sale

Matthew Dixon
83.52 lei
66.89 lei
50.37 lei

Scuba Fundamental

Simon Pridmore
69.61 lei
284.93 lei
52.89 lei
97.12 lei
235.66 lei

Tears of Longing

Christine Reiko Yano
155.05 lei
138.23 lei
110.82 lei

Korn

KORN (ARTIST)
209.36 lei
284.93 lei

Clienții care au cumpărat această carte au mai cumpărat și

Que la muerte sepa tu nombre

Vasquez Miguel Vasquez
102.96 lei
59.84 lei
25.38 lei
128.86 lei

Acompaña y disfruta

Ferrer Martínez
219.23 lei
178.13 lei
253.69 lei

Symphonie Nr. 2

Gustav Mahler
145.38 lei