Peste 4 milioane de titluri în engleză și alte limbi! Descoperă-ți noua poveste astăzi!

Hierarchical Modeling for VLSI Circuit Testing

Name: Hierarchical Modeling for VLSI Circuit Testing
Brand: Springer, Berlin
SKU: 9781461288190
Price: 524.05 RON
Availability: InStock

Autor: Debashis Bhattacharya, John P. Hayes

Limbă:

Legare: Carte broșată

Editura: Springer, Berlin

Disponibilitate: În depozitul extern

Expediem în 5-8 zile

524.05 lei

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital...

Informații despre carte

Autor

Debashis Bhattacharya, John P. Hayes

Limbă

engleză

Legare

Carte - Carte broșată

Publicat

2011

Pagini

160

EAN

9781461288190

ISBN

1461288193

Enbook ID

02179841

Editura

Springer, Berlin

Greutate

278

Dimensiuni

155 x 235 x 10

Descriere completă

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Hierarchical Modeling for VLSI Circuit Testing

Informații despre carte

Descriere completă

S-ar putea să te intereseze

Milton and Wordsworth, Poets and Prophets

Oxford Reading Tree TreeTops Myths and Legends: Levels 12 and 13: Pack of 6

Leveled Poems for Small-Group Reading Lessons, Grades 1-3

The big book of Nurikabe: Over 450 Nurikabe Puzzles

Sensors and Actuators: An Engineering Perspective

Complete Fitness Trainer Certification

Sport in Jheel and Jungle

Clienții care au cumpărat această carte au mai cumpărat și

Einfluss Der Radkonstruktion in Grossgetreben Auf Die Inneren Dynamischen Zusatzkrafte

Marketing educativo

Crisis del modo de vida imperial y transiciones ecosociales