Finite State Machine Datapath Design, Optimization, and Implementation

Name: Finite State Machine Datapath Design, Optimization, and Implementation
Brand: Springer International Publishing
SKU: 9783031797750
Price: 179.8 RON
Availability: InStock

Autor: Justin Davis

Limbă:

Legare: Carte broșată

Editura: Springer International Publishing

Disponibilitate: În depozitul extern

Expediem în 5-8 zile

179.80 lei

Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of...

Informații despre carte

Autor

Justin Davis

Limbă

engleză

Legare

Carte - Carte broșată

Publicat

2007

Pagini

124

EAN

9783031797750

ISBN

3031797752

Enbook ID

39302500

Editura

Springer International Publishing

Greutate

248

Dimensiuni

191 x 235 x 8

Descriere completă

Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL.Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs

S-ar putea să te intereseze

Clienții care au cumpărat această carte au mai cumpărat și

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Finite State Machine Datapath Design, Optimization, and Implementation

Informații despre carte

Descriere completă

S-ar putea să te intereseze

Clienții care au cumpărat această carte au mai cumpărat și