Systolic Array Optimizing Compiler

Name: Systolic Array Optimizing Compiler
Brand: Springer-Verlag New York Inc.
SKU: 9781461289616
Price: 582.84 RON
Availability: InStock

Autor: Monica S. Lam

Limbă:

Legare: Carte broșată

Editura: Springer-Verlag New York Inc.

Disponibilitate: În depozitul extern în cantități mici

Expediem în 13-18 zile

582.84 lei

This book is a revision of my Ph. D. thesis dissertation submitted to Carnegie Mellon University in...

Informații despre carte

Autor

Monica S. Lam

Limbă

engleză

Legare

Carte - Carte broșată

Publicat

2011

Pagini

202

EAN

9781461289616

ISBN

1461289610

Enbook ID

02179909

Editura

Springer-Verlag New York Inc.

Greutate

355

Dimensiuni

155 x 235 x 13

Descriere completă

This book is a revision of my Ph. D. thesis dissertation submitted to Carnegie Mellon University in 1987. It documents the research and results of the compiler technology developed for the Warp machine. Warp is a systolic array built out of custom, high-performance processors, each of which can execute up to 10 million floating-point operations per second (10 MFLOPS). Under the direction of H. T. Kung, the Warp machine matured from an academic, experimental prototype to a commercial product of General Electric. The Warp machine demonstrated that the scalable architecture of high-peiformance, programmable systolic arrays represents a practical, cost-effective solu tion to the present and future computation-intensive applications. The success of Warp led to the follow-on iWarp project, a joint project with Intel, to develop a single-chip 20 MFLOPS processor. The availability of the highly integrated iWarp processor will have a significant impact on parallel computing. One of the major challenges in the development of Warp was to build an optimizing compiler for the machine. First, the processors in the xx A Systolic Array Optimizing Compiler array cooperate at a fine granularity of parallelism, interaction between processors must be considered in the generation of code for individual processors. Second, the individual processors themselves derive their performance from a VLIW (Very Long Instruction Word) instruction set and a high degree of internal pipelining and parallelism. The compiler contains optimizations pertaining to the array level of parallelism, as well as optimizations for the individual VLIW processors.

S-ar putea să te intereseze

Clienții care au cumpărat această carte au mai cumpărat și

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Cele mai căutate

Categories

Authors

Publishers

Produse

Produse

Systolic Array Optimizing Compiler

Informații despre carte

Descriere completă

S-ar putea să te intereseze

Clienții care au cumpărat această carte au mai cumpărat și